TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

64-MBIT (8M \times 8 BITS) CMOS NAND E²PROM

DESCRIPTION

The TC58V64B is a single 3.3 V 64-Mbit (69,206,016) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as 528 bytes × 16 pages × 1024 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (8 Kbytes + 256 bytes: 528 bytes × 16 pages).

The TC58V64B is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

FEATURES

- Organization
 - Memory cell allay $528 \times 16K \times 8$ Register 528×8 Page size528 bytesBlock size(8K + 256) bytes
- Modes

Read, Reset, Auto Page Program Auto Block Erase, Status Read

Mode control Serial input/output Command control

PIN ASSIGNMENT (TOP VIEW)

Vss □1 ○	44 □ <u>Vcc</u>
CLE 🗆 2	43 □ <u>CE</u>
ALE 🗆 3	42 🛛 RE
<u>WE</u> 🛛 4	41 🛛 RY/BY
WP 45	40 🗆 GND
NC □6	39 🗆 NC
NC 7	38 🗆 NC
NC B	37 🗆 NC
NC 9	36 🗅 NC
NC 10	35 🖻 NC
11	34
12	33
NC 113	32 🗄 NC
NC 14	31 🖹 NC
NC 15	30 🗄 NC
NC 116	29 🗄 NC
	28 D NC
I/O1 118	27 1/08
I/O2 119	26 1/07
	27 □ I/O8 26 □ I/O7 25 □ I/O6 24 □ I/O5 23 □ Vcc
I/O4 [21	24 <u> </u> 1/O5
Vss □22	23 🗆 Vcc

- Power supply
- Program/Erase Cycles 1E5 cycle (with ECC)

VCC = 2.7 V to 3.6 V

- Access time
- Cell array to register 25 µs max Serial Read Cycle 50 ns min
- Operating current Read (50 ns cycle) 10 mA typ.
 Program (avg.) 10 mA typ.
 Erase (avg.) 10 mA typ.
 Standby 100 µA
- Package
 - TSOPII44/40-P-400-0.80B (Weight: 0.48 g typ.)

PIN NAMES

I/O1 to I/O8	I/O port
CE	Chip enable
WE	Write enable
RE	Read enable
CLE	Command latch enable
ALE	Address latch enable
WP	Write protect
RY/BY	Ready/Busy
GND	Ground input
V _{CC}	Power supply
V _{SS}	Ground

000707EBA1

• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc... The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal


The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

• The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

• The information contained herein is subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V _{CC}	Power Supply Voltage	–0.6 to 4.6	V
V _{IN}	Input Voltage	–0.6 to 4.6	V
V _{I/O}	Input/Output Voltage	–0.6 V to V _{CC} + 0.3 V (≤ 4.6 V)	V
PD	Power Dissipation	0.3	W
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	–55 to 150	°C
T _{opr}	Operating Temperature	0 to 70	°C

CAPACITANCE *(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
C _{IN}	Input	$V_{IN} = 0 \ V$	_	10	pF
C _{OUT}	Output	$V_{OUT} = 0 V$	_	10	pF

* This parameter is periodically sampled and is not tested for every device.

VALID BLOCKS (1)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N _{VB}	Number of Valid Blocks	1014	_	1024	Blocks

(1) The TC58V64B occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V _{CC}	Power Supply Voltage	2.7	3.3	3.6	V
VIH	High Level input Voltage	2.0	_	V_{CC} + 0.3	V
V _{IL}	Low Level Input Voltage	-0.3*	_	0.8	V

* -2 V (pulse width lower than 20 ns)

<u>DC CHARACTERISTICS</u> (Ta = 0° to 70°C, V_{CC} = 2.7 V to 3.6 V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V$ to V_{CC}		_	±10	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0.4 V$ to V_{CC}			±10	μA
I _{CCO1}	Operating Current (Serial Read)	$\overline{\text{CE}} = \text{V}_{\text{IL}}, \ \text{I}_{\text{OUT}} = 0 \text{ mA}, \ \text{t}_{\text{cycle}} = 50 \text{ ns}$	_	10	30	mA
I _{CCO3}	Operating Current (Command Input)	t _{cycle} = 50 ns	_	10	30	mA
I _{CCO4}	Operating Current (Data Input)	t _{cycle} = 50 ns	_	10	30	mA
I _{CCO5}	Operating Current (Address Input)	t _{cycle} = 50 ns	_	10	30	mA
I _{CCO7}	Programming Current	—	_	10	30	mA
I _{CCO8}	Erasing Current	—	_	10	30	mA
I _{CCS1}	Standby Current	THE = VIH	_	_	1	mA
I _{CCS2}	Standby Current	$\overline{CE} = V_{CC} - 0.2 V$	_	_	100	μA
V _{OH}	High Level Output Voltage	I _{OH} = -400 μA	2.4	_	_	V
V _{OL}	Low Level Output Voltage	I _{OL} = 2.1 mA			0.4	V
$I_{OL}(RY/\overline{BY})$	Output Current of RY/BY pin	V _{OL} = 0.4 V		8	_	mA

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS


(Ta = 0° to 70°C, V_{CC} = 2.7 V to 3.6 V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
tCLS	CLE Setup Time	0		ns	
^t CLH	CLE Hold Time	10		ns	
tCS	CE Setup Time	0	—	ns	
^t CH	CE Hold Time	10		ns	
tWP	Write Pulse Width	25	—	ns	
t _{ALS}	ALE Setup Time	0	—	ns	
tALH	ALE Hold Time	10	—	ns	
tDS	Data Setup Time	20		ns	
^t DH	Data Hold Time	10	—	ns	
twc	Write Cycle Time	50		ns	
twн	WE High Hold Time	15	—	ns	
tww	WP High to WE Low	100	—	ns	
t _{RR}	Ready to RE Falling Edge	20	—	ns	
t _{RP}	Read Pulse Width	35	—	ns	
^t RC	Read Cycle Time	50		ns	
^t REA	RE Access Time (Serial Data Access)		35	ns	
^t CEH	CE High Time for Last Address in Serial Read Cycle	100	—	ns	(2)
^t REAID	RE Access Time (ID Read)		35	ns	
tон	Data Output Hold Time	10		ns	
^t RHZ	RE High to Output High Impedance	_	30	ns	
^t CHZ	CE High to Output High Impedance		20	ns	
^t REH	RE High Hold Time	15		ns	
t _{IR}	Output-High-impedance-to- RE Rising Edge	0	—	ns	
^t RSTO	RE Access Time (Status Read)		35	ns	
^t CSTO	CE Access Time (Status Read)	_	45	ns	
^t RHW	RE High to WE Low	0		ns	
twhc	WE High to CE Low	30	—	ns	
^t WHR	WE High to RE Low	30		ns	
t _{AR1}	ALE Low to RE Low (ID Read)	100		ns	
^t CR	CE Low to RE Low (ID Read)	100		ns	
^t R	Memory Cell Array to Starting Address		25	μS	
t _{WB}	WE High to Busy	_	200	ns	
t _{AR2}	ALE Low to RE Low (Read Cycle)	50	—	ns	
t _{RB}	RE Last Clock Rising Edge to Busy (in Sequential Read)	_	200	ns	
^t CRY	\overline{CE} High to Ready (When interrupted by \overline{CE} in Read Mode)	_	1 + t _r (RY/ BY)	μS	(1) (2)
^t RST	Device Reset Time (Read/Program/Erase)	_	6/10/500	μS	

AC TEST CONDITIONS

PARAMETER	CONDITION
Input level	2.4 V, 0.4 V
Input pulse rise and fall time	3 ns
Input comparison level	1.5 V, 1.5 V
Output data comparison level	1.5 V, 1.5 V
Output load	C _L (100 pF) + 1 TTL

- Note: (1) $\overline{\text{CE}}$ High to Ready time depends on the pull-up resistor tied to the $\frac{\text{RY}}{\text{BY}}$ pin. (Refer to Application Note (8) toward the end of this document.)
 - (2) Sequential Read is terminated when tCEH is greater than or equal to 100 ns. If the $\overline{\text{RE}}$ to $\overline{\text{CE}}$ delay is less than 30 ns, $\overline{\text{RY}}/\overline{\text{BY}}$ signal stays Ready.




PROGRAMMING AND ERASING CHARACTERISTICS (Ta = 0° to 70°C, V_{CC} = 2.7 V to 3.6 V)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
t _{PROG}	Programming Time	_	200 to 300	1000	μs	
N	Number of Programming Cycles on Same Page	_	_	5		(1)
t _{BERASE}	Block Erasing Time		2	10	ms	


(1): Refer to Application Note (11) toward the end of this document.

TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram




: VIH or VIL

Address Input Cycle Timing Diagram




: VIH or VIL

Data Input Cycle Timing Diagram




: V_{IH} or V_{IL}

Serial Read Cycle Timing Diagram




Status Read Cycle Timing Diagram




* 70H represents the hexadecimal number




Read Cycle (1) Timing Diagram




Read Cycle (1) Timing Diagram: When Interrupted by CE




Read Cycle (2) Timing Diagram








Sequential Read (1) Timing Diagram






Sequential Read (3) Timing Diagram




Auto-Program Operation Timing Diagram



: V_{IH} or V_{IL}

: Do not input data while data is being output.

ID Read Operation Timing Diagram



: V_{IH} or V_{IL}

The device is a serial access memory which utilizes time-sharing input of address information. The device pin-outs are configured as shown in Figure 1.

Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the $\overline{\text{WE}}$ signal while CLE is High.

Address Latch Enable: ALE

The ALE signal is used to control loading of either address information or input data into the internal address/data register.

Address information is latched on the rising edge of $\overline{\text{WE}}$ if ALE is High.

Input data is latched if ALE is Low.

Chip Enable: CE

Vss [] () CLE [] 2 ALE [] 3 WE [] 4 WP [] 5 NC [] 6 NC [] 7 NC [] 8 NC [] 9 NC [] 10 44 43 | <u>CE</u> 42 | RE 41 **4**0 39 □ NC 38 □ NC 37 35 b NC 34 11 33 32 31 NC = 13 NC = 14 NC = 15 NC = 16 NC = 17 I/O1 = 18 I/O2 = 19 I/O3 = 20 I/O4 = 21 b NC NČ 30 29 NČ NC 28 27 26 NC ⊐ I/O8 ⊐ I/O7 25 24 □ I/O6 1/05

TC58V64BFT

Figure 1. Pinout

The device goes into a low-power Standby mode when \overline{CE} goes High during a Read operation. The \overline{CE} signal is ignored when device is in Busy state (RY/ \overline{BY} = L), such as during a Program or Erase operation, and will not enter Standby mode even if the \overline{CE} input goes High. The \overline{CE} signal must stay Low during the Read mode Busy state to ensure that memory array data is correctly transferred to the data register.

Write Enable: WE

The \overline{WE} signal is used to control the acquisition of data from the I/O port.

Read Enable: RE

The \overline{RE} signal controls serial data output. Data is available t_{REA} after the falling edge of \overline{RE} . The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

Write Protect: WP


The \overline{WP} signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when \overline{WP} is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.

Ready/Busy: RY/BY

The RY/ \overline{BY} output signal is used to indicate the operating condition of the device. The RY/ \overline{BY} signal is in Busy state (RY/ \overline{BY} = L) during the Program, Erase and Read operations and will return to Ready state (RY/ \overline{BY} = H) after completion of the operation. The output buffer for this signal is an open drain.

Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 528 bytes in which 512 bytes are used for main memory storage and 16 bytes are for redundancy or for other uses.

1 page = 528 bytes

- 1 block = 528 bytes \times 16 pages = (8K + 256) bytes
- Capacity = 528 bytes $\times 16$ pages $\times 1024$ blocks

An address is read in via the I/O port over three consecutive clock cycles, as shown in Table 1.

Table	1. Addressing	

	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
First cycle	A7	A6	A5	A4	A3	A2	A1	A0
Second cycle	A16	A15	A14	A13	A12	A11	A10	A9
Third cycle	*L	*L	A22	A21	A20	A19	A18	A17

A0~A7: Column address A9~A22: Page address (A13~A22: Block address A9~A12: NAND address in block

*: A8 is automatically set to Low or High by a 00H command or a 01H command.

*: I/O7 and I/O8 must be set to Low in the third cycle.

Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by the ten different command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE, $\overline{\text{CE}}$, $\overline{\text{WE}}$, $\overline{\text{RE}}$ and $\overline{\text{WP}}$ signals, as shown in Table 2.

Table 2. Logic table

	CLE	ALE	CE	WE	RE	$\overline{\text{WP}}^{*1}$
Command Input	н	L	L		н	*
Data Input	L	L	L		н	*
Address Input	L	н	L		н	*
Serial Data Output	L	L	L	н		*
During Programming (Busy)	*	*	*	*	*	н
During Erasing (Busy)	*	*	*	*	*	н
Program, Erase Inhibit	*	*	*	*	*	L
Standby ^{*2}	*	*	Н	*	*	0V/V _{CC}

H: VIH, L: VIL, *: VIH or VIL


*1: Refer to Application Note (9) toward the end of this document regarding the WP signal when Program or Erase Inhibit


*2: The device does not go into a low-power Standby mode when \overline{CE} goes High during Busy state of a Program or Erase operation.

Table 3. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	_	
Read Mode (1)	00	_	
Read Mode (2)	01	_	
Read Mode (3)	50	_	
Reset	FF	_	0
Auto Program	10	_	
Auto Block Erase	60	D0	
Status Read	70	_	0
ID Read	90	_	

HEX data bit assignment (Example)





Once the device has been set to Read mode by a 00H, 01H or 50H command, additional Read commands are not needed for sequential page Read operations. Table 4 shows the operation states for Read mode.

Table 4. Read mode operation states

	CLE	ALE	CE	WE	RE	I/O1~I/O8	Power
Output Select	L	L	L	н	L	Data output	Active
Output Deselect	L	L	L	Н	Н	High impedance	Active

H: VIH, L: VIL, *: VIH or VIL

DEVICE OPERATION

Read Mode (1)

Read mode (1) is set when a 00H command is issued to the Command register. Refer to Figure 3 below for timing details and the block diagram.




Figure 3. Read mode (1) operation

Serial data can be output synchronously with the $\overline{\mathsf{RE}}$ clock from the start pointer designated in the address input cycle.

Read Mode (2)





Figure 4. Read mode (2) operation


Read Mode (3)

Read mode (3) has the same timing as Read modes (1) and (2) but is used to access information in the extra 16-byte redundancy area of the page. The start pointer is therefore set to a value between byte 512 and byte 527.



Sequential Read (1) (2) (3)

This mode allows the sequential reading of pages without additional address input.



Sequential Read modes (1) and (2) output the contents of addresses $0\sim527$ as shown above, while Sequential Read mode (3) outputs the contents of the redundant address locations only. When the pointer reaches the last address, the device continues to output the data from this address ** on each $\overline{\text{RE}}$ clock signal.

 $\ast\ast$ Column address 527 on the last page.

Status Read


Table 5. Status output table

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass/fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port on the $\overline{\text{RE}}$ clock after a 70H command input. The resulting information is outlined in Table 5.

	STATUS		OUTPUT	
I/O1	Pass/Fail	Pass: 0	Fail: 1	
I/O2	Not Used	0		
I/O3	Not Used	0		Tł
I/O4	Not Used	0	0	
I/O5	Not Used	0	0	
I/O6	Not Used	0		
I/07	Ready/Busy	Ready: 1	Busy: 0	
I/O8	Write Protect	Protect: 0	Not Protected: 1	

The Pass/Fail status on I/O1 is only alid when the device is in the Ready tate.


An application example with multiple devices is shown in Figure 6.



System Design Note: If the RY/\overline{BY} pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.


Auto Page Program

The device carries out an Automatic Page Program operation when it receives a "10H" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)



Auto Block Erase

The Auto Block Erase operation starts on the rising edge of \overline{WE} after the Erase Start command "DOH" which follows the Erase Setup command "60H". This two-cycle process for Erase operations acts as an ertra layer of protection from aceidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.




<u>Reset</u>

The Reset mode stops all operations. For example, in the case of a Program or Erase operation the internally generated voltage is discharged to 0 volts and the device enters Wait state.

The response to an "FFH" Reset command input during the various device operations is as follows:


When a Reset (FFH) command is input during programming



ID Read

The TC58V64B contains ID codes which identify the device type and the manufacturer.

The ID codes can be read out under the following timing conditions:



For the specifications of the access times $t_{\mbox{REAID}},\,t_{\mbox{CR}}$ and $t_{\mbox{AR1}}$ refer to the AC Characteristics.

Figure 13. ID Read timing

	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	Hex Data
Maker code	1	0	0	1	1	0	0	0	98H
Device code	1	1	1	0	0	1	1	0	E6H

Table 6. ID Codes read out by ID read command 90H

APPLICATION NOTES AND COMMENTS

(1) Power-on/off sequence:

The \overline{WP} signal is useful for protecting against data corruption at power-on/off. The following timing sequence is necessary.

The \overline{WP} signal may be negated any time after the V_{CC} reaches 2.5 V and \overline{CE} signal is kept high in power up sequence.





Figure 15. Power-on/off Sequence

In order to operate this device stably, after V_{CC} becomes 2.5 V, it recommends starting access after about 200 $\mu s.$

(2) Status after power-on

The following sequence is necessary because some input signals may not be stable at power-on.





(3) Prohibition of unspecified commands

The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(4) Restriction of command while Busy state

During Busy state, do not input any command except 70H and FFH.

(5) Acceptable commands after Serial Input command "80H"

Once the Serial Input command "80H" has been input, do not input any command other than the Program Execution command "10H" or the Reset command "FFH".


If a command other than "10H" or "FFH" is input, the Program operation is not performed.

80 ΧХ 10

Command other than "10H" or "FFH" Programming cannot be executed.

For this operation the "FFH" command is needed.

(6) Status Read during a Read operation



The device status can be read out by inputting the Status Read command "70H" in Read mode.

Once the device has been set to Status Read mode by a "70H" command, the device will not return to Read mode.

Therefore, a Status Read during a Read operation is prohibited.

However, when the Read command "00H" is input during [A], Status mode is reset and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary

(7) Pointer control for "00H", "01H" and "50H"

The device has three Read modes which set the destination of the pointer. Table 7 shows the destination of the pointer, and Figure 14 is a block diagram of their operations.





Figure 19. Pointer control

The pointer is set to region A by the "00H" command, to region B by the "01H" command, and to region C by the "50H" command.

(Example)

The "00H" command must be input to set the pointer back to region A when the pointer is pointing to region C.



To program region C only, set the start point to region C using the 50H command.





Figure 20. Example of How to Set the Pointer

(8) RY/\overline{BY} : termination for the Ready/Busy pin (RY/\overline{BY})


A pull-up resistor needs to be used for termination because the RY/\overline{BY} buffer consists of an open drain circuit.




(9) Note regarding the \overline{WP} signal

The Erase and Program operations are automatically reset when \overline{WP} goes Low. The operations are enabled and disabled as follows:


Enable Programming




Disable Programming



Enable Erasing




Disable Erasing



(10) When four address cycles are input

Although the device may read in a fourth address, it is ignored inside the chip.

Read operation



Internal read operation starts when \overline{WE} goes High in the third cycle.

Figure 22.




Figure 23.

(11) Several programming cycles on the same page (Partial Page Program)

A page can be divided into up to 5 segments. Each segment can be programmed individually as follows:




Figure 24.

Note: The input data for unprogrammed or previously programmed page segments must be "1" (i.e. the inputs for all page bytes outside the segment which is to be programmed should be set to all "1").

(12) Note regarding the $\overline{\text{RE}}$ signal

 $\overline{\text{RE}}$ The internal column address counter is incremented synchronously with the $\overline{\text{RE}}$ clock in Read mode. Therefore, once the device has been set to Read mode by a "00H", "01H" or "50H" command, the internal column address counter is incremented by the $\overline{\text{RE}}$ clock independently of the address input timing, If the $\overline{\text{RE}}$ clock input pulses start before the address input, and the pointer reaches the last column address, an internal read operation (array to register) will occur and the device will enter Busy state. (Refer to Figure 25.)





Figure 25.

Hence the \overline{RE} clock input must start after the address input.

(13) Invalid blocks (bad blocks)

The device contains unusable blocks. Therefore, at the time of use, please check whether a block is bad and do not use these bad blocks.



At the time of shipment, all data bytes in a Valid Block are FFH. For Bad Block, all bytes are not in the FFH state. Please don't perform erase operation to Bad Block.


Check if the device has any bad blocks after installation into the system. Figure 27 shows the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.

A bad block does not affect the performance of good blocks because it is isolated from the Bit line by the Select gate

The number of valid blocks at the time of shipment is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Block Number	1014	—	1024	Block

Bad Block Test Flow



*1: No erase operation is allowed to detected bad blocks

Figure 27


(14) Failure phenomena for Program and Erase operations

The device may fail during a Program or Erase operation. The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE
Block	Erase Failure	Status Read after Erase \rightarrow Block Replacement
Page	Programming Failure	Status Read after Program \rightarrow Block Replacement
	Programming	(1) Block Verify after Program \rightarrow Retry
Single Bit Failure $1 \rightarrow 0$		(2) ECC

- ECC: Error Correction Code
- Block Replacement

Program 199



When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using an another appropriate scheme).


Erase

When an error occurs in an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

Package Dimensions

TSOPII44/40-P-400-0.80B

Unit: mm



Weight: 0.48 g (typ.)